[Cerowrt-devel] easic from intel

[Cerowrt-devel] easic from intel

[Dave Taht]

Got no idea how these really differ from fpgas. Do like the number of
gates tho. quad core 64bit arm also. Anyone seen the design tools?

https://www.intel.com/content/www/us/en/products/programmable/asic/easic-devices/n5x.html

-- 
"For a successful technology, reality must take precedence over public
relations, for Mother Nature cannot be fooled" - Richard Feynman

dave@taht.net <Dave Täht> CTO, TekLibre, LLC Tel: 1-831-435-0729

Re: [Cerowrt-devel] easic from intel

[David P. Reed]

[-- Attachment #1: Type: text/plain, Size: 1920 bytes --]


These are ASICs, not fpgas. Presumably they are manufactured on Intel fabs using Intel processes, after designing them.
 
The overview references RTL design specs. Now Verilog and VHDL can speciry RTL designs (but are a bit more general).
 
Also, the I/O pins seem to be a bit more specialized than those of FPGAs I use from Xilinx. A typical FPGA has a fixed number of specialized I/O pins that can do very fast SERDES, for example. But I presume that these ASICs can have varying numbers of specialized I/O's.
 
What typically distinguishes FPGAs, MCUs and ASICs from general purpose CPU chips is the I/O pins' potential configurability at design time. General purpose CPUs don't have GPIO or configurable specialized I/O. They typically dedicate each pin to a particular electrical bus signaling physical layer.
 
In contrast, look at the STM32 or the RP2040 chips I/O pin specs. Configurability from input to output to differential from voltage to voltage on each single pin. These are things that software guys don't understand are important. And they aren't that important compared to logic and memory in general purpose CPUs like the X86 or the ARM general purpose chips.
 
 
On Monday, March 1, 2021 10:10pm, "Dave Taht" <dave.taht@gmail.com> said:



> Got no idea how these really differ from fpgas. Do like the number of
> gates tho. quad core 64bit arm also. Anyone seen the design tools?
> 
> https://www.intel.com/content/www/us/en/products/programmable/asic/easic-devices/n5x.html
> 
> --
> "For a successful technology, reality must take precedence over public
> relations, for Mother Nature cannot be fooled" - Richard Feynman
> 
> dave@taht.net <Dave Täht> CTO, TekLibre, LLC Tel: 1-831-435-0729
> _______________________________________________
> Cerowrt-devel mailing list
> Cerowrt-devel@lists.bufferbloat.net
> https://lists.bufferbloat.net/listinfo/cerowrt-devel
> 

[-- Attachment #2: Type: text/html, Size: 3417 bytes --]

Re: [Cerowrt-devel] easic from intel

[Dave Taht]

My own deep desire is to somehow achieve very high framerate video, on
a 2ms boundary (eg, 500 frames/sec). Scan line style output is fine,
but some level of scan line compression probably helpful.

Getting that right is the last major requirement to finally build my
old jamaphone concept. 16ms frames suck, current encodings suck worse.

On Tue, Mar 2, 2021 at 12:20 PM David P. Reed <dpreed@deepplum.com> wrote:
>
> These are ASICs, not fpgas. Presumably they are manufactured on Intel fabs using Intel processes, after designing them.
>
>
>
> The overview references RTL design specs. Now Verilog and VHDL can speciry RTL designs (but are a bit more general).
>
>
>
> Also, the I/O pins seem to be a bit more specialized than those of FPGAs I use from Xilinx. A typical FPGA has a fixed number of specialized I/O pins that can do very fast SERDES, for example. But I presume that these ASICs can have varying numbers of specialized I/O's.
>
>
>
> What typically distinguishes FPGAs, MCUs and ASICs from general purpose CPU chips is the I/O pins' potential configurability at design time. General purpose CPUs don't have GPIO or configurable specialized I/O. They typically dedicate each pin to a particular electrical bus signaling physical layer.
>
>
>
> In contrast, look at the STM32 or the RP2040 chips I/O pin specs. Configurability from input to output to differential from voltage to voltage on each single pin. These are things that software guys don't understand are important. And they aren't that important compared to logic and memory in general purpose CPUs like the X86 or the ARM general purpose chips.
>
>
>
>
>
> On Monday, March 1, 2021 10:10pm, "Dave Taht" <dave.taht@gmail.com> said:
>
> > Got no idea how these really differ from fpgas. Do like the number of
> > gates tho. quad core 64bit arm also. Anyone seen the design tools?
> >
> > https://www.intel.com/content/www/us/en/products/programmable/asic/easic-devices/n5x.html
> >
> > --
> > "For a successful technology, reality must take precedence over public
> > relations, for Mother Nature cannot be fooled" - Richard Feynman
> >
> > dave@taht.net <Dave Täht> CTO, TekLibre, LLC Tel: 1-831-435-0729
> > _______________________________________________
> > Cerowrt-devel mailing list
> > Cerowrt-devel@lists.bufferbloat.net
> > https://lists.bufferbloat.net/listinfo/cerowrt-devel
> >



-- 
"For a successful technology, reality must take precedence over public
relations, for Mother Nature cannot be fooled" - Richard Feynman

dave@taht.net <Dave Täht> CTO, TekLibre, LLC Tel: 1-831-435-0729