<div dir="ltr"><div class="gmail_default" style="font-family:verdana,sans-serif">Needs 802.3bz capable Copper ports IMNSHO.</div><div class="gmail_default" style="font-family:verdana,sans-serif"><br></div><div class="gmail_default" style="font-family:verdana,sans-serif">I don't plan on buying new dev boards from until there is something with these that isn't terrible.<br></div></div><div class="gmail_extra"><br><div class="gmail_quote">On 4 August 2018 at 03:30, <a href="mailto:dpreed@deepplum.com">dpreed@deepplum.com</a> <span dir="ltr"><<a href="mailto:dpreed@deepplum.com" target="_blank">dpreed@deepplum.com</a>></span> wrote:<br><blockquote class="gmail_quote" style="margin:0 0 0 .8ex;border-left:1px #ccc solid;padding-left:1ex"><a href="https://www.cnx-software.com/2018/08/03/clearfog-gt-8k-high-end-networking-sbc-marvell-armada-a8040-processor/" rel="noreferrer" target="_blank">https://www.cnx-software.com/<wbr>2018/08/03/clearfog-gt-8k-<wbr>high-end-networking-sbc-<wbr>marvell-armada-a8040-<wbr>processor/</a><br>
<br>
Looks interesting... I like the SFP+ being there, too.<br>
<br>
(Regarding Xilinx ... My focus is on the FPGA. The ARM cores are less interesting, other than that the FPGA side can directly access their cache system creating a powerful, fast, coherent autonomous DDR backed memory addressable memeory for packets that does not need processor intervention. But Xilinx parts are not cheap)<br>
<span class=""><br>
<br>
<br>
<br>
-----Original Message-----<br>
From: "Dave Taht" <<a href="mailto:dave.taht@gmail.com">dave.taht@gmail.com</a>><br>
</span>Sent: Wed, Aug 1, 2018 at 4:06 pm<br>
To: <a href="mailto:dpreed@deepplum.com">dpreed@deepplum.com</a><br>
Cc: "Toke Høiland-Jørgensen" <<a href="mailto:toke@toke.dk">toke@toke.dk</a>>, "Daniel Ezell" <<a href="mailto:dezell@stonescry.com">dezell@stonescry.com</a>>, "Cake List" <<a href="mailto:cake@lists.bufferbloat.net">cake@lists.bufferbloat.net</a>>, <a href="mailto:cerowrt-devel@lists.bufferbloat.net">cerowrt-devel@lists.<wbr>bufferbloat.net</a><br>
Subject: Re: Re: [Cerowrt-devel] expressobin<br>
<span class=""><br>
On Wed, Aug 1, 2018 at 5:49 AM <a href="mailto:dpreed@deepplum.com">dpreed@deepplum.com</a>  wrote:<br>
><br>
> Yeah. Small FF 2 port Celeron board is what I use. And I have a 4 port Atom that runs like a bat out of hell.<br>
><br>
> Currenty fiddling with Xilinx Dev boards, just put packet processing in FPGA for Cake, and no problem with 2.5 - 10 Gb/sec. Just need a free piece of low level SFP+ interfacing logic.<br>
<br>
cool. which? ultrascale?<br>
<br>
I was looking over<br>
<a href="http://cseweb.ucsd.edu/~ssradhak/Papers/senic-nsdi14.pdf" rel="noreferrer" target="_blank">http://cseweb.ucsd.edu/~<wbr>ssradhak/Papers/senic-nsdi14.<wbr>pdf</a> again<br>
<br>
> My use case is using the open ChipLink/TileLink bus from RISCV rather than PCIe, making something that might be an open source ASIC design.<br>
<br>
How fast can that cpu context switch?<br>
<br>
><br>
><br>
> -----Original Message-----<br>
</span><span class="">> From: "Toke Høiland-Jørgensen" <br>
> Sent: Wed, Aug 1, 2018 at 5:23 am<br>
</span><span class="">> To: "Dave Taht" , "Daniel Ezell" <br>
> Cc: "Dave Taht" , "Daniel Ezell" , "Cake List" , <a href="mailto:cerowrt-devel@lists.bufferbloat.net">cerowrt-devel@lists.<wbr>bufferbloat.net</a><br>
> Subject: Re: [Cerowrt-devel] expressobin<br>
><br>
> Dave Taht  writes:<br>
><br>
> > It turns out it's just two ethernets with one, connected to a 2 port<br>
> > switch. Not what I wanted. I'd wanted something different from the<br>
> > apu2 or edgerouter X to play with, and I know the mvneta driver was<br>
> > bql'd.<br>
><br>
> I bought one of these to play with:<br>
> <a href="https://teklager.se/en/products/routers/tlsense-i3-4lan" rel="noreferrer" target="_blank">https://teklager.se/en/<wbr>products/routers/tlsense-i3-<wbr>4lan</a><br>
><br>
> x86 (i3 processor), four real ethernet ports, and passively cooled. A<br>
> bit pricy, though; more than $400... But doubles well as a combined<br>
> switch and media player :)<br>
><br>
> -Toke<br>
> ______________________________<wbr>_________________<br>
> Cerowrt-devel mailing list<br>
> <a href="mailto:Cerowrt-devel@lists.bufferbloat.net">Cerowrt-devel@lists.<wbr>bufferbloat.net</a><br>
> <a href="https://lists.bufferbloat.net/listinfo/cerowrt-devel" rel="noreferrer" target="_blank">https://lists.bufferbloat.net/<wbr>listinfo/cerowrt-devel</a><br>
><br>
><br>
<br>
<br>
-- <br>
<br>
</span>Dave Täht<br>
<div class="HOEnZb"><div class="h5">CEO, TekLibre, LLC<br>
<a href="http://www.teklibre.com" rel="noreferrer" target="_blank">http://www.teklibre.com</a><br>
Tel: 1-669-226-2619<br>
<br>
<br>
______________________________<wbr>_________________<br>
Cerowrt-devel mailing list<br>
<a href="mailto:Cerowrt-devel@lists.bufferbloat.net">Cerowrt-devel@lists.<wbr>bufferbloat.net</a><br>
<a href="https://lists.bufferbloat.net/listinfo/cerowrt-devel" rel="noreferrer" target="_blank">https://lists.bufferbloat.net/<wbr>listinfo/cerowrt-devel</a><br>
</div></div></blockquote></div><br></div>