[Cerowrt-devel] expressobin

dpreed at deepplum.com dpreed at deepplum.com
Wed Aug 1 08:49:13 EDT 2018


Yeah. Small FF 2 port Celeron board is what I use. And I have a 4 port Atom that runs like a bat out of hell. 

Currenty fiddling with Xilinx Dev boards, just put packet processing in FPGA for Cake, and no problem with 2.5 - 10 Gb/sec. Just need a free piece of low level SFP+ interfacing logic.

My use case is using the open ChipLink/TileLink bus from RISCV rather than PCIe, making something that might be an open source ASIC design.


-----Original Message-----
From: "Toke Høiland-Jørgensen" <toke at toke.dk>
Sent: Wed, Aug 1, 2018 at 5:23 am
To: "Dave Taht" <dave.taht at gmail.com>, "Daniel Ezell" <dezell at stonescry.com>
Cc: "Dave Taht" <dave.taht at gmail.com>, "Daniel Ezell" <dezell at stonescry.com>, "Cake List" <cake at lists.bufferbloat.net>, cerowrt-devel at lists.bufferbloat.net
Subject: Re: [Cerowrt-devel] expressobin

Dave Taht  writes:

> It turns out it's just two ethernets with one, connected to a 2 port
> switch. Not what I wanted. I'd wanted something different from the
> apu2 or edgerouter X to play with, and I know the mvneta driver was
> bql'd.

I bought one of these to play with:
https://teklager.se/en/products/routers/tlsense-i3-4lan

x86 (i3 processor), four real ethernet ports, and passively cooled. A
bit pricy, though; more than $400... But doubles well as a combined
switch and media player :)

-Toke
_______________________________________________
Cerowrt-devel mailing list
Cerowrt-devel at lists.bufferbloat.net
https://lists.bufferbloat.net/listinfo/cerowrt-devel




More information about the Cerowrt-devel mailing list